数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

74F109 数据表 (PDF) - NXP Semiconductors

74F109 Datasheet PDF - NXP Semiconductors
部件名 74F109
下载  74F109 下载

文件大小   85.03 Kbytes
  10 Pages
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors
功能描述 Positive J-K positive edge-triggered flip-flops

74F109 Datasheet (PDF)

Go To PDF Page 下载 数据表
74F109 Datasheet PDF - NXP Semiconductors

部件名 74F109
下载  74F109 Click to download

文件大小   85.03 Kbytes
  10 Pages
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors
功能描述 Positive J-K positive edge-triggered flip-flops

74F109 数据表 (HTML) - NXP Semiconductors

74F109 Datasheet HTML 1Page - NXP Semiconductors 74F109 Datasheet HTML 2Page - NXP Semiconductors 74F109 Datasheet HTML 3Page - NXP Semiconductors 74F109 Datasheet HTML 4Page - NXP Semiconductors 74F109 Datasheet HTML 5Page - NXP Semiconductors 74F109 Datasheet HTML 6Page - NXP Semiconductors 74F109 Datasheet HTML 7Page - NXP Semiconductors 74F109 Datasheet HTML 8Page - NXP Semiconductors 74F109 Datasheet HTML 9Page - NXP Semiconductors 74F109 Datasheet HTML 10Page - NXP Semiconductors

74F109 产品详情

DESCRIPTION

The 74F109 is a dual positive edge-triggered JK-type flip-flop featuring individual J, K, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active low inputs and operate independently of the clock (CP) input. The J and K are edge-triggered inputs which control the state changes of the flip-flops as described in the function table. Clock triggering occurs at a voltage level and is not directly related to the transition time of the positive-going pulse.

transition time of the positive-going pulse. The J and K inputs must be stable just one setup time prior to the low-to-high transition of the clock for predictable operation. The JK design allows operation as a D flip-flop by tying J and K inputs together. Although the clock input is level sensitive, the positive transition of the clock pulse between the 0.8V and 2.0V levels should be equal to or less than the clock to output delay time for reliable operation.



FEATURE

• Industrial temperature range available (–40°C to +85°C)



 




类似零件编号 - 74F109

制造商部件名数据表功能描述
logo
Fairchild Semiconductor
74F109 FAIRCHILD-74F109 Datasheet
79Kb / 7P
   Dual JK Positive Edge-Triggered Flip-Flop
74F109 FAIRCHILD-74F109 Datasheet
80Kb / 7P
   Dual JK Positive Edge-Triggered Flip-Flop
logo
National Semiconductor ...
74F109PC NSC-74F109PC Datasheet
133Kb / 10P
   Dual JK Positive Edge-Triggered Flip-Flop
logo
Fairchild Semiconductor
74F109PC FAIRCHILD-74F109PC Datasheet
79Kb / 7P
   Dual JK Positive Edge-Triggered Flip-Flop
74F109PC FAIRCHILD-74F109PC Datasheet
80Kb / 7P
   Dual JK Positive Edge-Triggered Flip-Flop
More results


类似说明 - 74F109

制造商部件名数据表功能描述
logo
Fairchild Semiconductor
DM74ALS109A FAIRCHILD-DM74ALS109A Datasheet
55Kb / 6P
   Dual J-K Positive-Edge-Triggered Flip-Flop
logo
Texas Instruments
CD54ACT109 TI-CD54ACT109_08 Datasheet
349Kb / 11P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54109 TI-SN54109 Datasheet
271Kb / 7P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
CD54ACT109 TI-CD54ACT109 Datasheet
337Kb / 10P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54F109 TI1-SN54F109_15 Datasheet
563Kb / 15P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
74AC11109 TI-74AC11109 Datasheet
89Kb / 7P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54ALS109A TI1-SN54ALS109A_15 Datasheet
1Mb / 19P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54F109 TI-SN54F109 Datasheet
109Kb / 6P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54ALS109A TI-SN54ALS109A Datasheet
138Kb / 9P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
logo
Hitachi Semiconductor
HD74LS109A HITACHI-HD74LS109A Datasheet
68Kb / 6P
   Dual J-K Positive-edge-triggered Flip-Flops(with Preset and Clear)
More results




关于 NXP Semiconductors


NXP半导体是一家公开交易的跨国公司,设计,开发和制造各种半导体和集成电路,用于各种应用,包括汽车,工业,通信和消费市场。
该公司成立于2006年,总部位于荷兰的埃因霍温。
NXP提供了广泛的产品组合,包括微控制器,微处理器,安全身份验证IC,电源管理ICS,RF和微波炉组件以及传感器解决方案等。
该公司的产品旨在具有节能,安全和可靠,并用于各种应用中,包括汽车系统,工业自动化和控制,智能家居和建筑物以及连接的设备。
NXP致力于创新和客户满意度,并致力于为客户提供最佳的半导体解决方案,以满足他们的需求。

*此信息仅供一般参考,对于因上述信息造成的任何损失或损害,我们概不负责。




链接网址



隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com